Skip to content
[Jenkins]Jenkins
log in

Workspace

/ F03x /
.git
.Xil
klessydra-f0-3th
build_digilent_arty_a7_100t.tclSep 5, 2026, 2:04:11 AM3.07 KiB
clockInfo.txtSep 5, 2026, 2:06:50 AM375 B
digilent_arty_a7_100t.bitSep 5, 2026, 2:08:34 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 5, 2026, 2:07:12 AM58.83 KiB
digilent_arty_a7_control_sets.rptSep 5, 2026, 2:07:10 AM70.99 KiB
digilent_arty_a7_drc.rptSep 5, 2026, 2:08:07 AM8.55 KiB
digilent_arty_a7_io.rptSep 5, 2026, 2:07:10 AM96.81 KiB
digilent_arty_a7_power.rptSep 5, 2026, 2:08:11 AM8.84 KiB
digilent_arty_a7_route_status.rptSep 5, 2026, 2:08:04 AM651 B
digilent_arty_a7_timing.rptSep 5, 2026, 2:08:08 AM47.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 5, 2026, 2:07:10 AM25.25 KiB
digilent_arty_a7_utilization_place.rptSep 5, 2026, 2:07:10 AM10.77 KiB
processor_ci_defines.vhSep 5, 2026, 2:04:11 AM300 B
README.mdSep 5, 2026, 2:04:04 AM421 B
src_files.ymlSep 5, 2026, 2:04:04 AM522 B