DIRCQjf(jf(!X~8)9`(@7 .gitignorejf(jf(!__=nb] .gitmodulesjf(jf(!_ ם%3FLICENSEjf(jf(!`aIkzGPID4063257.pdfjf(jf(!amvy.'KGD zaI! README.mdjf>2Hjf>2H!cjDTʺ:PYQ{4board/PCB/Testing_board_CIDIC_rev_aamaya_brd_bot.pdfjf>2Hjf>2H!l!qnLU }0Q'4board/PCB/Testing_board_CIDIC_rev_aamaya_brd_top.pdfjf>2Hjf>2H!p&6t#Q}%[qQYk2 board/eagle/microAXI/LDO.lbrjf>2Hjf>2H!p@8|&}:("board/eagle/microAXI/PCB1-crop.pdfjf{;jf{;!pA{e TtTboard/eagle/microAXI/PCB1.pdfjf{;jf{;!pLZnBxL 'ɪ"board/eagle/microAXI/PCB2-crop.pdfjfEjfE!pV1*v2S|board/eagle/microAXI/PCB2.pdfjfEjfE!pWNlzmϛ/fja ,board/eagle/microAXI/Testing_board_CIDIC.projfODjfOD!p\ 8szK9ɼCw@Ή7board/eagle/microAXI/Testing_board_CIDIC_rev_aamaya.b##jfODjfOD!pb 8ܭu뗛r* t7board/eagle/microAXI/Testing_board_CIDIC_rev_aamaya.b#1jfODjfOD!pc 8ϩh S%|(board/eagle/microAXI/tsmc130_AXI_uC2.lbrjfl?jfl?!s å?̞:8',>7board/schematics/Testing_board_CIDIC_rev_aamaya_sch.pdfjfl?jfl?!sX#3)sn*e demo1.pdfjfujfu!sHCl%^"u/sfully-synthesized-trng.pdfjfujfu!s!ڷ$YxV.WQ9 mriscv.jpgjfݜjfݜ!s< -ώ2 Tj>w۱5D mriscv.pdfjfݜjfݜ!s OqvvƱ6X4h!0mriscv_apb/ADC_interface_APB/ADC_interface_APB.vjfݜjfݜ!s$}R j3-)2}3mriscv_apb/ADC_interface_APB/ADC_interface_APB_tb.vjfݜjfݜ!s }ƆON򔕚{Qve0mriscv_apb/DAC_interface_APB/DAC_interface_APB.vjfݜjfݜ!s&x#yw'FBe,X,!Wmriscv_apb/GPIO/flipflopRS.vjfݜjfݜ!s\JXFi&m\ramriscv_apb/GPIO/flipsdataw.vjf4jf4!t_jNfGr[,mriscv_apb/GPIO/gpioAPB.vjf4jf4!tfؗ,&B%vmriscv_apb/GPIO/gpioAPB_tb.vjf4jf4!tY:,yz/C(xrYmriscv_axi/README.mdjfjf!vL&O4+¹[a=B6"mriscv_axi/Yopuzzlemriscv.pptx.pdfjfjf!vUC 6ȥ 2`qyK#0mriscv_axi/axi4_interconnect/axi4_interconnect.vjfjf!vY%Ӂoʈ"7$@93mriscv_axi/axi4_interconnect/axi4_interconnect_tb.vjfjf!va60$7Eğ"/vmriscv_axi/impl_axi/impl_axi.vjfjf!vb0Ҙ48mzI.u!mriscv_axi/impl_axi/impl_axi_tb.vjfjf!vt*' DRI%u>j;!*mriscv_axi/spi_axi_master/spi_axi_master.vjfjf!vl%-&SŤu 9-mriscv_axi/spi_axi_master/spi_axi_master_tb.vjfjf!v5U*r_z=(mriscv_axi/spi_axi_slave/spi_axi_slave.vjfjf!v1e!Ii`R^OP+mriscv_axi/spi_axi_slave/spi_axi_slave_tb.vjfjf!vM"{^(|O65FPɶoqschematics1 0 'HF$e_`rmriscv_apb15 5 P?X8BNAI%AowGPIO7 0 촜h/TAXI_SP32B10242 0 \ʅ=e#3%spi_axi_slave2 0 s&`7]bspi_axi_master2 0 "i`Acݕn ADC_interface_AXI2 0 Q/)Iul0CR mHDAC_interface_AXI2 0 JU5\eraxi4_interconnect2 0 C|`