Skip to content
[Jenkins]Jenkins
log in

Workspace

/ mriscv /
.git
.Xil
board
mriscv_apb
mriscv_axi
mriscvcore
.gitignoreAug 28, 2026, 4:39:22 AM537 B
.gitmodulesAug 28, 2026, 4:39:22 AM95 B
build_digilent_arty_a7_100t.tclAug 28, 2026, 4:40:00 AM2.93 KiB
clockInfo.txtAug 28, 2026, 4:41:17 AM375 B
demo1.pdfAug 28, 2026, 4:39:22 AM571.17 KiB
digilent_arty_a7_100t.bitAug 28, 2026, 4:42:21 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 28, 2026, 4:41:25 AM20.75 KiB
digilent_arty_a7_control_sets.rptAug 28, 2026, 4:41:24 AM20.83 KiB
digilent_arty_a7_drc.rptAug 28, 2026, 4:42:00 AM17.11 KiB
digilent_arty_a7_io.rptAug 28, 2026, 4:41:24 AM96.81 KiB
digilent_arty_a7_power.rptAug 28, 2026, 4:42:02 AM8.83 KiB
digilent_arty_a7_route_status.rptAug 28, 2026, 4:41:59 AM651 B
digilent_arty_a7_timing.rptAug 28, 2026, 4:42:01 AM22.75 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 28, 2026, 4:41:24 AM7.67 KiB
digilent_arty_a7_utilization_place.rptAug 28, 2026, 4:41:24 AM10.74 KiB
fully-synthesized-trng.pdfAug 28, 2026, 4:39:22 AM1.02 MiB
LICENSEAug 28, 2026, 4:39:22 AM2.43 KiB
mriscv.jpgAug 28, 2026, 4:39:22 AM44.89 KiB
mriscv.pdfAug 28, 2026, 4:39:22 AM3.79 MiB
PID4063257.pdfAug 28, 2026, 4:39:22 AM297.13 KiB
processor_ci_defines.vhAug 28, 2026, 4:40:00 AM300 B
README.mdAug 28, 2026, 4:39:22 AM2.12 KiB