DIRCQja,ja,!X~8)9`(@7 .gitignorejai¿jai¿!c_=nb] .gitmodulesjai¿jai¿!c ם%3FLICENSEjai¿jai¿!caIkzGPID4063257.pdfjai¿jai¿!lvy.'KGD zaI! README.mdjai¿jai¿!p@jDTʺ:PYQ{4board/PCB/Testing_board_CIDIC_rev_aamaya_brd_bot.pdfjagjag!pA!qnLU }0Q'4board/PCB/Testing_board_CIDIC_rev_aamaya_brd_top.pdfjagjag!pW6t#Q}%[qQYk2 board/eagle/microAXI/LDO.lbrjaja!p\8|&}:("board/eagle/microAXI/PCB1-crop.pdfjaja!pb{e TtTboard/eagle/microAXI/PCB1.pdfja ߸ja ߸!pcZnBxL 'ɪ"board/eagle/microAXI/PCB2-crop.pdfja]`ja]`!p1*v2S|board/eagle/microAXI/PCB2.pdfja]`ja]`!pNlzmϛ/fja ,board/eagle/microAXI/Testing_board_CIDIC.projaja!p 8szK9ɼCw@Ή7board/eagle/microAXI/Testing_board_CIDIC_rev_aamaya.b##jaja!q 8ܭu뗛r* t7board/eagle/microAXI/Testing_board_CIDIC_rev_aamaya.b#1jaja!q 8ϩh S%|(board/eagle/microAXI/tsmc130_AXI_uC2.lbrjaja!s å?̞:8',>7board/schematics/Testing_board_CIDIC_rev_aamaya_sch.pdfja#Pja#P!sX#3)sn*e demo1.pdfja ,ja ,!sHCl%^"u/sfully-synthesized-trng.pdfja ,ja ,!s!ڷ$YxV.WQ9 mriscv.jpgjaSjaS!s< -ώ2 Tj>w۱5D mriscv.pdfjaSjaS!s OqvvƱ6X4h!0mriscv_apb/ADC_interface_APB/ADC_interface_APB.vjaSjaS!s$}R j3-)2}3mriscv_apb/ADC_interface_APB/ADC_interface_APB_tb.vjaSjaS!t }ƆON򔕚{Qve0mriscv_apb/DAC_interface_APB/DAC_interface_APB.vjaSjaS!t&x#yw'FBe,X,!Wmriscv_apb/GPIO/flipflopRS.vjaSjaS!tv\JXFi&m\ramriscv_apb/GPIO/flipsdataw.vjaSjaS!tz_jNfGr[,mriscv_apb/GPIO/gpioAPB.vjaSjaS!tfؗ,&B%vmriscv_apb/GPIO/gpioAPB_tb.vjaSjaS!t:,yz/C(xrYmriscv_axi/README.mdjapjap!vb&O4+¹[a=B6"mriscv_axi/Yopuzzlemriscv.pptx.pdfjapjap!vtC 6ȥ 2`qyK#0mriscv_axi/axi4_interconnect/axi4_interconnect.vjapjap!v%Ӂoʈ"7$@93mriscv_axi/axi4_interconnect/axi4_interconnect_tb.vjapjap!v60$7Eğ"/vmriscv_axi/impl_axi/impl_axi.vjapjap!v0Ҙ48mzI.u!mriscv_axi/impl_axi/impl_axi_tb.vjapjap!v*' DRI%u>j;!*mriscv_axi/spi_axi_master/spi_axi_master.vjapjap!vl%-&SŤu 9-mriscv_axi/spi_axi_master/spi_axi_master_tb.vjapjap!v5U*r_z=(mriscv_axi/spi_axi_slave/spi_axi_slave.vjapjap!v1e!Ii`R^OP+mriscv_axi/spi_axi_slave/spi_axi_slave_tb.vjapjap!vM"{^(|O65FPɶoqschematics1 0 'HF$e_`rmriscv_apb15 5 P?X8BNAI%AowGPIO7 0 촜h/TAXI_SP32B10242 0 \ʅ=e#3%spi_axi_slave2 0 s&`7]bspi_axi_master2 0 "i`Acݕn ADC_interface_AXI2 0 Q/)Iul0CR mHDAC_interface_AXI2 0 JU5\eraxi4_interconnect2 0 C|`