Skip to content
[Jenkins]Jenkins
log in

Workspace

/ Pequeno-Risco-5 /
.git
.github
.Xil
docs
fpga
software
src
tests
.gitattributesJun 30, 2026, 5:31:01 AM29 B
.gitignoreJun 30, 2026, 5:31:01 AM21 B
build_digilent_arty_a7_100t.tclJun 30, 2026, 5:31:40 AM3.07 KiB
clockInfo.txtJun 30, 2026, 5:32:38 AM375 B
digilent_arty_a7_100t.bitJun 30, 2026, 5:33:32 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJun 30, 2026, 5:32:42 AM16.56 KiB
digilent_arty_a7_control_sets.rptJun 30, 2026, 5:32:42 AM12.95 KiB
digilent_arty_a7_drc.rptJun 30, 2026, 5:33:13 AM2.34 KiB
digilent_arty_a7_io.rptJun 30, 2026, 5:32:42 AM96.81 KiB
digilent_arty_a7_power.rptJun 30, 2026, 5:33:14 AM8.59 KiB
digilent_arty_a7_route_status.rptJun 30, 2026, 5:33:12 AM651 B
digilent_arty_a7_timing.rptJun 30, 2026, 5:33:13 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJun 30, 2026, 5:32:41 AM3.22 KiB
digilent_arty_a7_utilization_place.rptJun 30, 2026, 5:32:42 AM10.57 KiB
LICENSEJun 30, 2026, 5:31:01 AM1.05 KiB
processor_ci_defines.vhJun 30, 2026, 5:31:40 AM300 B
README.mdJun 30, 2026, 5:31:01 AM2.08 KiB