Skip to content
[Jenkins]Jenkins
log in

Workspace

/ Pequeno-Risco-5 /
.git
.github
.Xil
docs
fpga
software
src
tests
.gitattributesApr 16, 2026, 4:55:03 AM29 B
.gitignoreApr 16, 2026, 4:55:03 AM21 B
build_digilent_arty_a7_100t.tclApr 16, 2026, 4:55:09 AM3.07 KiB
clockInfo.txtApr 16, 2026, 4:56:07 AM375 B
digilent_arty_a7_100t.bitApr 16, 2026, 4:56:55 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptApr 16, 2026, 4:56:11 AM16.56 KiB
digilent_arty_a7_control_sets.rptApr 16, 2026, 4:56:11 AM12.95 KiB
digilent_arty_a7_drc.rptApr 16, 2026, 4:56:43 AM2.34 KiB
digilent_arty_a7_io.rptApr 16, 2026, 4:56:11 AM96.81 KiB
digilent_arty_a7_power.rptApr 16, 2026, 4:56:43 AM8.59 KiB
digilent_arty_a7_route_status.rptApr 16, 2026, 4:56:42 AM651 B
digilent_arty_a7_timing.rptApr 16, 2026, 4:56:43 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptApr 16, 2026, 4:56:10 AM3.22 KiB
digilent_arty_a7_utilization_place.rptApr 16, 2026, 4:56:10 AM10.57 KiB
LICENSEApr 16, 2026, 4:55:03 AM1.05 KiB
processor_ci_defines.vhApr 16, 2026, 4:55:09 AM300 B
README.mdApr 16, 2026, 4:55:03 AM2.08 KiB