Skip to content
[Jenkins]Jenkins
log in

Workspace

/ RISC-V /
.git
.Xil
core
documentation
lib
peripherals
processor
test
build_digilent_arty_a7_100t.tclSep 24, 2026, 4:15:18 AM3.31 KiB
clockInfo.txtSep 24, 2026, 4:17:01 AM375 B
digilent_arty_a7_100t.bitSep 24, 2026, 4:18:19 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 24, 2026, 4:17:14 AM22.02 KiB
digilent_arty_a7_control_sets.rptSep 24, 2026, 4:17:13 AM25.43 KiB
digilent_arty_a7_drc.rptSep 24, 2026, 4:17:56 AM2.34 KiB
digilent_arty_a7_io.rptSep 24, 2026, 4:17:13 AM96.81 KiB
digilent_arty_a7_power.rptSep 24, 2026, 4:17:58 AM8.69 KiB
digilent_arty_a7_route_status.rptSep 24, 2026, 4:17:55 AM651 B
digilent_arty_a7_timing.rptSep 24, 2026, 4:17:57 AM22.75 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 24, 2026, 4:17:13 AM7.55 KiB
digilent_arty_a7_utilization_place.rptSep 24, 2026, 4:17:13 AM10.65 KiB
LICENSESep 24, 2026, 4:15:05 AM1.07 KiB
processor_ci_defines.vhSep 24, 2026, 4:15:18 AM300 B
README.mdSep 24, 2026, 4:15:05 AM812 B
simplified_pipeline.pngSep 24, 2026, 4:15:05 AM177.18 KiB