Skip to content
[Jenkins]Jenkins
log in

Workspace

/ RPU /
.git
.Xil
tests
vhdl
build_digilent_arty_a7_100t.tclJul 24, 2026, 2:11:09 AM3.02 KiB
clockInfo.txtJul 24, 2026, 2:12:36 AM375 B
digilent_arty_a7_100t.bitJul 24, 2026, 2:13:47 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 24, 2026, 2:12:47 AM21.28 KiB
digilent_arty_a7_control_sets.rptJul 24, 2026, 2:12:46 AM19.69 KiB
digilent_arty_a7_drc.rptJul 24, 2026, 2:13:25 AM19.75 KiB
digilent_arty_a7_io.rptJul 24, 2026, 2:12:46 AM96.81 KiB
digilent_arty_a7_power.rptJul 24, 2026, 2:13:27 AM8.85 KiB
digilent_arty_a7_route_status.rptJul 24, 2026, 2:13:24 AM651 B
digilent_arty_a7_timing.rptJul 24, 2026, 2:13:25 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 24, 2026, 2:12:46 AM5.05 KiB
digilent_arty_a7_utilization_place.rptJul 24, 2026, 2:12:46 AM10.87 KiB
LICENSEJul 24, 2026, 2:09:49 AM11.09 KiB
processor_ci_defines.vhJul 24, 2026, 2:11:09 AM300 B
README.mdJul 24, 2026, 2:09:49 AM1.24 KiB
rpu_core_diagram.pngJul 24, 2026, 2:09:49 AM87.03 KiB