Skip to content
[Jenkins]Jenkins
log in

Workspace

/ RPU /
.git
.Xil
tests
vhdl
build_digilent_arty_a7_100t.tclSep 1, 2026, 2:11:24 AM3.02 KiB
clockInfo.txtSep 1, 2026, 2:12:53 AM375 B
digilent_arty_a7_100t.bitSep 1, 2026, 2:14:03 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 1, 2026, 2:13:02 AM21.28 KiB
digilent_arty_a7_control_sets.rptSep 1, 2026, 2:13:01 AM19.69 KiB
digilent_arty_a7_drc.rptSep 1, 2026, 2:13:40 AM19.75 KiB
digilent_arty_a7_io.rptSep 1, 2026, 2:13:01 AM96.81 KiB
digilent_arty_a7_power.rptSep 1, 2026, 2:13:42 AM8.85 KiB
digilent_arty_a7_route_status.rptSep 1, 2026, 2:13:39 AM651 B
digilent_arty_a7_timing.rptSep 1, 2026, 2:13:40 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 1, 2026, 2:13:01 AM5.05 KiB
digilent_arty_a7_utilization_place.rptSep 1, 2026, 2:13:01 AM10.87 KiB
LICENSESep 1, 2026, 2:10:09 AM11.09 KiB
processor_ci_defines.vhSep 1, 2026, 2:11:24 AM300 B
README.mdSep 1, 2026, 2:10:09 AM1.24 KiB
rpu_core_diagram.pngSep 1, 2026, 2:10:09 AM87.03 KiB