Skip to content
[Jenkins]Jenkins
log in

Workspace

/ RPU /
.git
.Xil
tests
vhdl
build_digilent_arty_a7_100t.tclMay 30, 2026, 2:11:39 AM3.02 KiB
clockInfo.txtMay 30, 2026, 2:13:08 AM375 B
digilent_arty_a7_100t.bitMay 30, 2026, 2:14:16 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptMay 30, 2026, 2:13:17 AM21.28 KiB
digilent_arty_a7_control_sets.rptMay 30, 2026, 2:13:17 AM19.69 KiB
digilent_arty_a7_drc.rptMay 30, 2026, 2:13:54 AM19.75 KiB
digilent_arty_a7_io.rptMay 30, 2026, 2:13:17 AM96.81 KiB
digilent_arty_a7_power.rptMay 30, 2026, 2:13:56 AM8.85 KiB
digilent_arty_a7_route_status.rptMay 30, 2026, 2:13:53 AM651 B
digilent_arty_a7_timing.rptMay 30, 2026, 2:13:55 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptMay 30, 2026, 2:13:16 AM5.05 KiB
digilent_arty_a7_utilization_place.rptMay 30, 2026, 2:13:16 AM10.87 KiB
LICENSEMay 30, 2026, 2:09:07 AM11.09 KiB
processor_ci_defines.vhMay 30, 2026, 2:11:39 AM300 B
README.mdMay 30, 2026, 2:09:07 AM1.24 KiB
rpu_core_diagram.pngMay 30, 2026, 2:09:07 AM87.03 KiB