Skip to content
[Jenkins]Jenkins
log in

Workspace

/ RPU /
.git
.Xil
tests
vhdl
build_digilent_arty_a7_100t.tclApr 14, 2026, 2:10:52 AM3.02 KiB
clockInfo.txtApr 14, 2026, 2:12:19 AM375 B
digilent_arty_a7_100t.bitApr 14, 2026, 2:13:18 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptApr 14, 2026, 2:12:28 AM21.28 KiB
digilent_arty_a7_control_sets.rptApr 14, 2026, 2:12:27 AM19.69 KiB
digilent_arty_a7_drc.rptApr 14, 2026, 2:13:04 AM19.75 KiB
digilent_arty_a7_io.rptApr 14, 2026, 2:12:27 AM96.81 KiB
digilent_arty_a7_power.rptApr 14, 2026, 2:13:06 AM8.85 KiB
digilent_arty_a7_route_status.rptApr 14, 2026, 2:13:03 AM651 B
digilent_arty_a7_timing.rptApr 14, 2026, 2:13:04 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptApr 14, 2026, 2:12:27 AM5.05 KiB
digilent_arty_a7_utilization_place.rptApr 14, 2026, 2:12:27 AM10.87 KiB
LICENSEApr 14, 2026, 2:08:34 AM11.09 KiB
processor_ci_defines.vhApr 14, 2026, 2:10:52 AM300 B
README.mdApr 14, 2026, 2:08:34 AM1.24 KiB
rpu_core_diagram.pngApr 14, 2026, 2:08:34 AM87.03 KiB