Skip to content
[Jenkins]Jenkins
log in

Workspace

/ SuperScalar-RISCV-CPU /
.git
.Xil
rtl
scr1
ssrv-on-scr1
testbench
wiki
.gitattributesAug 6, 2026, 5:44:16 AM378 B
.gitignoreAug 6, 2026, 5:44:16 AM315 B
build_digilent_arty_a7_100t.tclAug 6, 2026, 5:45:26 AM3.70 KiB
clockInfo.txtAug 6, 2026, 5:49:23 AM375 B
digilent_arty_a7_100t.bitAug 6, 2026, 5:52:02 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 6, 2026, 5:50:05 AM24.11 KiB
digilent_arty_a7_control_sets.rptAug 6, 2026, 5:50:02 AM25.04 KiB
digilent_arty_a7_drc.rptAug 6, 2026, 5:51:22 AM2.34 KiB
digilent_arty_a7_io.rptAug 6, 2026, 5:50:02 AM96.81 KiB
digilent_arty_a7_power.rptAug 6, 2026, 5:51:35 AM9.05 KiB
digilent_arty_a7_route_status.rptAug 6, 2026, 5:51:18 AM651 B
digilent_arty_a7_timing.rptAug 6, 2026, 5:51:24 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 6, 2026, 5:50:01 AM5.86 KiB
digilent_arty_a7_utilization_place.rptAug 6, 2026, 5:50:02 AM10.71 KiB
processor_ci_defines.vhAug 6, 2026, 5:45:26 AM300 B
README.mdAug 6, 2026, 5:44:16 AM5.95 KiB