Skip to content
[Jenkins]Jenkins
log in

Workspace

/ SuperScalar-RISCV-CPU /
.git
.Xil
rtl
scr1
ssrv-on-scr1
testbench
wiki
.gitattributesApr 16, 2026, 5:44:34 AM378 B
.gitignoreApr 16, 2026, 5:44:34 AM315 B
build_digilent_arty_a7_100t.tclApr 16, 2026, 5:44:59 AM3.70 KiB
clockInfo.txtApr 16, 2026, 5:48:40 AM375 B
digilent_arty_a7_100t.bitApr 16, 2026, 5:51:11 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptApr 16, 2026, 5:49:21 AM24.11 KiB
digilent_arty_a7_control_sets.rptApr 16, 2026, 5:49:18 AM25.04 KiB
digilent_arty_a7_drc.rptApr 16, 2026, 5:50:37 AM2.34 KiB
digilent_arty_a7_io.rptApr 16, 2026, 5:49:18 AM96.81 KiB
digilent_arty_a7_power.rptApr 16, 2026, 5:50:50 AM9.05 KiB
digilent_arty_a7_route_status.rptApr 16, 2026, 5:50:33 AM651 B
digilent_arty_a7_timing.rptApr 16, 2026, 5:50:38 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptApr 16, 2026, 5:49:18 AM5.86 KiB
digilent_arty_a7_utilization_place.rptApr 16, 2026, 5:49:18 AM10.71 KiB
processor_ci_defines.vhApr 16, 2026, 5:44:59 AM300 B
README.mdApr 16, 2026, 5:44:34 AM5.95 KiB