Skip to content
[Jenkins]Jenkins
log in

Workspace

/ SuperScalar-RISCV-CPU /
.git
.Xil
rtl
scr1
ssrv-on-scr1
testbench
wiki
.gitattributesJun 30, 2026, 5:46:19 AM378 B
.gitignoreJun 30, 2026, 5:46:19 AM315 B
build_digilent_arty_a7_100t.tclJun 30, 2026, 5:47:40 AM3.70 KiB
clockInfo.txtJun 30, 2026, 5:51:31 AM375 B
digilent_arty_a7_100t.bitJun 30, 2026, 5:54:07 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJun 30, 2026, 5:52:11 AM24.11 KiB
digilent_arty_a7_control_sets.rptJun 30, 2026, 5:52:08 AM25.04 KiB
digilent_arty_a7_drc.rptJun 30, 2026, 5:53:27 AM2.34 KiB
digilent_arty_a7_io.rptJun 30, 2026, 5:52:08 AM96.81 KiB
digilent_arty_a7_power.rptJun 30, 2026, 5:53:39 AM9.05 KiB
digilent_arty_a7_route_status.rptJun 30, 2026, 5:53:22 AM651 B
digilent_arty_a7_timing.rptJun 30, 2026, 5:53:28 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJun 30, 2026, 5:52:07 AM5.86 KiB
digilent_arty_a7_utilization_place.rptJun 30, 2026, 5:52:08 AM10.71 KiB
processor_ci_defines.vhJun 30, 2026, 5:47:40 AM300 B
README.mdJun 30, 2026, 5:46:19 AM5.95 KiB