Skip to content
[Jenkins]Jenkins
log in

Workspace

/ SuperScalar-RISCV-CPU /
.git
.Xil
rtl
scr1
ssrv-on-scr1
testbench
wiki
.gitattributesJul 9, 2026, 5:44:23 AM378 B
.gitignoreJul 9, 2026, 5:44:23 AM315 B
build_digilent_arty_a7_100t.tclJul 9, 2026, 5:45:10 AM3.70 KiB
clockInfo.txtJul 9, 2026, 5:48:56 AM375 B
digilent_arty_a7_100t.bitJul 9, 2026, 5:51:31 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 9, 2026, 5:49:36 AM24.11 KiB
digilent_arty_a7_control_sets.rptJul 9, 2026, 5:49:33 AM25.04 KiB
digilent_arty_a7_drc.rptJul 9, 2026, 5:50:51 AM2.34 KiB
digilent_arty_a7_io.rptJul 9, 2026, 5:49:33 AM96.81 KiB
digilent_arty_a7_power.rptJul 9, 2026, 5:51:04 AM9.05 KiB
digilent_arty_a7_route_status.rptJul 9, 2026, 5:50:47 AM651 B
digilent_arty_a7_timing.rptJul 9, 2026, 5:50:53 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 9, 2026, 5:49:33 AM5.86 KiB
digilent_arty_a7_utilization_place.rptJul 9, 2026, 5:49:33 AM10.71 KiB
processor_ci_defines.vhJul 9, 2026, 5:45:10 AM300 B
README.mdJul 9, 2026, 5:44:23 AM5.95 KiB