Skip to content
[Jenkins]Jenkins
log in

Workspace

/ SuperScalar-RISCV-CPU /
.git
.Xil
rtl
scr1
ssrv-on-scr1
testbench
wiki
.gitattributesAug 3, 2026, 5:44:11 AM378 B
.gitignoreAug 3, 2026, 5:44:11 AM315 B
build_digilent_arty_a7_100t.tclAug 3, 2026, 5:45:46 AM3.70 KiB
clockInfo.txtAug 3, 2026, 5:49:39 AM375 B
digilent_arty_a7_100t.bitAug 3, 2026, 5:52:18 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 3, 2026, 5:50:21 AM24.11 KiB
digilent_arty_a7_control_sets.rptAug 3, 2026, 5:50:18 AM25.04 KiB
digilent_arty_a7_drc.rptAug 3, 2026, 5:51:37 AM2.34 KiB
digilent_arty_a7_io.rptAug 3, 2026, 5:50:18 AM96.81 KiB
digilent_arty_a7_power.rptAug 3, 2026, 5:51:49 AM9.05 KiB
digilent_arty_a7_route_status.rptAug 3, 2026, 5:51:32 AM651 B
digilent_arty_a7_timing.rptAug 3, 2026, 5:51:38 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 3, 2026, 5:50:18 AM5.86 KiB
digilent_arty_a7_utilization_place.rptAug 3, 2026, 5:50:18 AM10.71 KiB
processor_ci_defines.vhAug 3, 2026, 5:45:46 AM300 B
README.mdAug 3, 2026, 5:44:11 AM5.95 KiB