Skip to content
[Jenkins]Jenkins
log in

Workspace

/ SuperScalar-RISCV-CPU /
.git
.Xil
rtl
scr1
ssrv-on-scr1
testbench
wiki
.gitattributesSep 25, 2026, 5:44:15 AM378 B
.gitignoreSep 25, 2026, 5:44:15 AM315 B
build_digilent_arty_a7_100t.tclSep 25, 2026, 5:45:36 AM3.70 KiB
clockInfo.txtSep 25, 2026, 5:49:44 AM375 B
digilent_arty_a7_100t.bitSep 25, 2026, 5:52:22 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 25, 2026, 5:50:25 AM24.11 KiB
digilent_arty_a7_control_sets.rptSep 25, 2026, 5:50:22 AM25.04 KiB
digilent_arty_a7_drc.rptSep 25, 2026, 5:51:41 AM2.34 KiB
digilent_arty_a7_io.rptSep 25, 2026, 5:50:22 AM96.81 KiB
digilent_arty_a7_power.rptSep 25, 2026, 5:51:54 AM9.05 KiB
digilent_arty_a7_route_status.rptSep 25, 2026, 5:51:37 AM651 B
digilent_arty_a7_timing.rptSep 25, 2026, 5:51:43 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 25, 2026, 5:50:21 AM5.86 KiB
digilent_arty_a7_utilization_place.rptSep 25, 2026, 5:50:22 AM10.71 KiB
processor_ci_defines.vhSep 25, 2026, 5:45:36 AM300 B
README.mdSep 25, 2026, 5:44:15 AM5.95 KiB