Skip to content
[Jenkins]Jenkins
log in

Workspace

/ SuperScalar-RISCV-CPU /
.git
.Xil
rtl
scr1
ssrv-on-scr1
testbench
wiki
.gitattributesSep 24, 2026, 5:44:16 AM378 B
.gitignoreSep 24, 2026, 5:44:16 AM315 B
build_digilent_arty_a7_100t.tclSep 24, 2026, 5:45:10 AM3.70 KiB
clockInfo.txtSep 24, 2026, 5:48:52 AM375 B
digilent_arty_a7_100t.bitSep 24, 2026, 5:51:26 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 24, 2026, 5:49:32 AM24.11 KiB
digilent_arty_a7_control_sets.rptSep 24, 2026, 5:49:29 AM25.04 KiB
digilent_arty_a7_drc.rptSep 24, 2026, 5:50:47 AM2.34 KiB
digilent_arty_a7_io.rptSep 24, 2026, 5:49:29 AM96.81 KiB
digilent_arty_a7_power.rptSep 24, 2026, 5:50:59 AM9.05 KiB
digilent_arty_a7_route_status.rptSep 24, 2026, 5:50:42 AM651 B
digilent_arty_a7_timing.rptSep 24, 2026, 5:50:48 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 24, 2026, 5:49:29 AM5.86 KiB
digilent_arty_a7_utilization_place.rptSep 24, 2026, 5:49:29 AM10.71 KiB
processor_ci_defines.vhSep 24, 2026, 5:45:10 AM300 B
README.mdSep 24, 2026, 5:44:16 AM5.95 KiB