Skip to content
[Jenkins]Jenkins
log in

Workspace

/ T03x /
.git
.Xil
klessydra-t0-3th
pics
build_digilent_arty_a7_100t.tclSep 8, 2026, 2:19:35 AM2.98 KiB
clockInfo.txtSep 8, 2026, 2:21:38 AM375 B
digilent_arty_a7_100t.bitSep 8, 2026, 2:23:16 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 8, 2026, 2:21:57 AM56.49 KiB
digilent_arty_a7_control_sets.rptSep 8, 2026, 2:21:56 AM78.78 KiB
digilent_arty_a7_drc.rptSep 8, 2026, 2:22:49 AM4.93 KiB
digilent_arty_a7_io.rptSep 8, 2026, 2:21:56 AM96.81 KiB
digilent_arty_a7_power.rptSep 8, 2026, 2:22:54 AM8.76 KiB
digilent_arty_a7_route_status.rptSep 8, 2026, 2:22:47 AM651 B
digilent_arty_a7_timing.rptSep 8, 2026, 2:22:51 AM74.41 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 8, 2026, 2:21:55 AM4.69 KiB
digilent_arty_a7_utilization_place.rptSep 8, 2026, 2:21:56 AM10.73 KiB
processor_ci_defines.vhSep 8, 2026, 2:19:35 AM300 B
README.mdSep 8, 2026, 2:17:45 AM1.37 KiB
src_files.ymlSep 8, 2026, 2:17:45 AM434 B