Skip to content
[Jenkins]Jenkins
log in

Workspace

/ T03x /
.git
.Xil
klessydra-t0-3th
pics
build_digilent_arty_a7_100t.tclSep 7, 2026, 2:17:13 AM2.98 KiB
clockInfo.txtSep 7, 2026, 2:19:16 AM375 B
digilent_arty_a7_100t.bitSep 7, 2026, 2:20:54 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 7, 2026, 2:19:36 AM56.49 KiB
digilent_arty_a7_control_sets.rptSep 7, 2026, 2:19:34 AM78.78 KiB
digilent_arty_a7_drc.rptSep 7, 2026, 2:20:28 AM4.93 KiB
digilent_arty_a7_io.rptSep 7, 2026, 2:19:34 AM96.81 KiB
digilent_arty_a7_power.rptSep 7, 2026, 2:20:32 AM8.76 KiB
digilent_arty_a7_route_status.rptSep 7, 2026, 2:20:26 AM651 B
digilent_arty_a7_timing.rptSep 7, 2026, 2:20:29 AM74.41 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 7, 2026, 2:19:34 AM4.69 KiB
digilent_arty_a7_utilization_place.rptSep 7, 2026, 2:19:34 AM10.73 KiB
processor_ci_defines.vhSep 7, 2026, 2:17:13 AM300 B
README.mdSep 7, 2026, 2:17:05 AM1.37 KiB
src_files.ymlSep 7, 2026, 2:17:05 AM434 B