Skip to content

Workspace

/ T03x /
.git
.Xil
klessydra-t0-3th
pics
build_digilent_arty_a7_100t.tclApr 15, 2026, 2:17:29 AM2.98 KiB
clockInfo.txtApr 15, 2026, 2:19:32 AM375 B
digilent_arty_a7_100t.bitApr 15, 2026, 2:21:04 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptApr 15, 2026, 2:19:52 AM56.49 KiB
digilent_arty_a7_control_sets.rptApr 15, 2026, 2:19:50 AM78.78 KiB
digilent_arty_a7_drc.rptApr 15, 2026, 2:20:44 AM4.93 KiB
digilent_arty_a7_io.rptApr 15, 2026, 2:19:50 AM96.81 KiB
digilent_arty_a7_power.rptApr 15, 2026, 2:20:49 AM8.76 KiB
digilent_arty_a7_route_status.rptApr 15, 2026, 2:20:42 AM651 B
digilent_arty_a7_timing.rptApr 15, 2026, 2:20:45 AM74.41 KiB
digilent_arty_a7_utilization_hierarchical_place.rptApr 15, 2026, 2:19:50 AM4.69 KiB
digilent_arty_a7_utilization_place.rptApr 15, 2026, 2:19:50 AM10.73 KiB
processor_ci_defines.vhApr 15, 2026, 2:17:29 AM300 B
README.mdApr 15, 2026, 2:17:07 AM1.37 KiB
src_files.ymlApr 15, 2026, 2:17:07 AM434 B