TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/I2CIoLayerTester.v

TOPLEVEL=I2CIoLayerTester
MODULE=I2CIoLayerTester

include ../../common/Makefile.sim
