VERILOG_SOURCES += $(SPINALROOT)/SdramSdrTesterCocotbTop.v mt48lc16m16a2.v
TOPLEVEL=SdramSdrTesterCocotbTop
MODULE=SdramCtrlTester

include ../../common/Makefile.sim