
VERILOG_SOURCES += mt48lc16m16a2.v
TOPLEVEL=mt48lc16m16a2
MODULE=sdrModelTester

EXTRA_ARGS += -g2012

include ../../common/Makefile.sim