Skip to content

Workspace

/ biriscv /
.git
.Xil
docs
src
tb
build_digilent_arty_a7_100t.tclApr 16, 2026, 3:12:17 AM5.10 KiB
clockInfo.txtApr 16, 2026, 3:19:03 AM375 B
digilent_arty_a7_100t.bitApr 16, 2026, 3:20:09 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptApr 16, 2026, 3:19:14 AM23.67 KiB
digilent_arty_a7_control_sets.rptApr 16, 2026, 3:19:13 AM33.64 KiB
digilent_arty_a7_drc.rptApr 16, 2026, 3:19:54 AM17.19 KiB
digilent_arty_a7_io.rptApr 16, 2026, 3:19:13 AM96.81 KiB
digilent_arty_a7_power.rptApr 16, 2026, 3:19:56 AM8.74 KiB
digilent_arty_a7_route_status.rptApr 16, 2026, 3:19:53 AM651 B
digilent_arty_a7_timing.rptApr 16, 2026, 3:19:55 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptApr 16, 2026, 3:19:13 AM7.02 KiB
digilent_arty_a7_utilization_place.rptApr 16, 2026, 3:19:13 AM10.78 KiB
LICENSEApr 16, 2026, 3:12:05 AM11.09 KiB
processor_ci_defines.vhApr 16, 2026, 3:12:17 AM300 B
README.mdApr 16, 2026, 3:12:05 AM6.30 KiB