Skip to content

Workspace

/ biriscv /
.git
.Xil
docs
src
tb
build_digilent_arty_a7_100t.tclAug 27, 2026, 3:12:11 AM5.10 KiB
clockInfo.txtAug 27, 2026, 3:19:15 AM375 B
digilent_arty_a7_100t.bitAug 27, 2026, 3:20:30 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 27, 2026, 3:19:26 AM23.67 KiB
digilent_arty_a7_control_sets.rptAug 27, 2026, 3:19:25 AM33.64 KiB
digilent_arty_a7_drc.rptAug 27, 2026, 3:20:07 AM17.16 KiB
digilent_arty_a7_io.rptAug 27, 2026, 3:19:25 AM96.81 KiB
digilent_arty_a7_power.rptAug 27, 2026, 3:20:10 AM8.74 KiB
digilent_arty_a7_route_status.rptAug 27, 2026, 3:20:06 AM651 B
digilent_arty_a7_timing.rptAug 27, 2026, 3:20:08 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 27, 2026, 3:19:25 AM7.02 KiB
digilent_arty_a7_utilization_place.rptAug 27, 2026, 3:19:25 AM10.78 KiB
LICENSEAug 27, 2026, 3:12:04 AM11.09 KiB
processor_ci_defines.vhAug 27, 2026, 3:12:11 AM300 B
README.mdAug 27, 2026, 3:12:04 AM6.30 KiB