Skip to content

Workspace

/ biriscv /
.git
.Xil
docs
src
tb
build_digilent_arty_a7_100t.tclJul 13, 2026, 3:12:20 AM5.10 KiB
clockInfo.txtJul 13, 2026, 3:19:02 AM375 B
digilent_arty_a7_100t.bitJul 13, 2026, 3:20:15 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 13, 2026, 3:19:13 AM23.67 KiB
digilent_arty_a7_control_sets.rptJul 13, 2026, 3:19:12 AM33.64 KiB
digilent_arty_a7_drc.rptJul 13, 2026, 3:19:53 AM16.88 KiB
digilent_arty_a7_io.rptJul 13, 2026, 3:19:12 AM96.81 KiB
digilent_arty_a7_power.rptJul 13, 2026, 3:19:55 AM8.74 KiB
digilent_arty_a7_route_status.rptJul 13, 2026, 3:19:52 AM651 B
digilent_arty_a7_timing.rptJul 13, 2026, 3:19:54 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 13, 2026, 3:19:12 AM7.02 KiB
digilent_arty_a7_utilization_place.rptJul 13, 2026, 3:19:12 AM10.78 KiB
LICENSEJul 13, 2026, 3:12:05 AM11.09 KiB
processor_ci_defines.vhJul 13, 2026, 3:12:20 AM300 B
README.mdJul 13, 2026, 3:12:05 AM6.30 KiB