Skip to content

Workspace

/ biriscv /
.git
.Xil
docs
src
tb
build_digilent_arty_a7_100t.tclAug 31, 2026, 3:12:10 AM5.10 KiB
clockInfo.txtAug 31, 2026, 3:19:04 AM375 B
digilent_arty_a7_100t.bitAug 31, 2026, 3:20:18 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 31, 2026, 3:19:15 AM23.67 KiB
digilent_arty_a7_control_sets.rptAug 31, 2026, 3:19:14 AM33.64 KiB
digilent_arty_a7_drc.rptAug 31, 2026, 3:19:56 AM16.87 KiB
digilent_arty_a7_io.rptAug 31, 2026, 3:19:14 AM96.81 KiB
digilent_arty_a7_power.rptAug 31, 2026, 3:19:58 AM8.74 KiB
digilent_arty_a7_route_status.rptAug 31, 2026, 3:19:54 AM651 B
digilent_arty_a7_timing.rptAug 31, 2026, 3:19:57 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 31, 2026, 3:19:14 AM7.02 KiB
digilent_arty_a7_utilization_place.rptAug 31, 2026, 3:19:14 AM10.78 KiB
LICENSEAug 31, 2026, 3:12:04 AM11.09 KiB
processor_ci_defines.vhAug 31, 2026, 3:12:10 AM300 B
README.mdAug 31, 2026, 3:12:04 AM6.30 KiB