Skip to content

Workspace

/ biriscv /
.git
.Xil
docs
src
tb
build_digilent_arty_a7_100t.tclJul 28, 2026, 3:12:19 AM5.10 KiB
clockInfo.txtJul 28, 2026, 3:18:59 AM375 B
digilent_arty_a7_100t.bitJul 28, 2026, 3:20:13 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 28, 2026, 3:19:10 AM23.67 KiB
digilent_arty_a7_control_sets.rptJul 28, 2026, 3:19:09 AM33.64 KiB
digilent_arty_a7_drc.rptJul 28, 2026, 3:19:50 AM17.15 KiB
digilent_arty_a7_io.rptJul 28, 2026, 3:19:09 AM96.81 KiB
digilent_arty_a7_power.rptJul 28, 2026, 3:19:53 AM8.74 KiB
digilent_arty_a7_route_status.rptJul 28, 2026, 3:19:49 AM651 B
digilent_arty_a7_timing.rptJul 28, 2026, 3:19:51 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 28, 2026, 3:19:09 AM7.02 KiB
digilent_arty_a7_utilization_place.rptJul 28, 2026, 3:19:09 AM10.78 KiB
LICENSEJul 28, 2026, 3:12:06 AM11.09 KiB
processor_ci_defines.vhJul 28, 2026, 3:12:19 AM300 B
README.mdJul 28, 2026, 3:12:06 AM6.30 KiB