Skip to content

Workspace

/ biriscv /
.git
.Xil
docs
src
tb
build_digilent_arty_a7_100t.tclJul 29, 2026, 3:12:13 AM5.10 KiB
clockInfo.txtJul 29, 2026, 3:19:10 AM375 B
digilent_arty_a7_100t.bitJul 29, 2026, 3:20:37 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 29, 2026, 3:19:22 AM23.67 KiB
digilent_arty_a7_control_sets.rptJul 29, 2026, 3:19:21 AM33.64 KiB
digilent_arty_a7_drc.rptJul 29, 2026, 3:20:15 AM17.19 KiB
digilent_arty_a7_io.rptJul 29, 2026, 3:19:21 AM96.81 KiB
digilent_arty_a7_power.rptJul 29, 2026, 3:20:17 AM8.74 KiB
digilent_arty_a7_route_status.rptJul 29, 2026, 3:20:13 AM651 B
digilent_arty_a7_timing.rptJul 29, 2026, 3:20:16 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 29, 2026, 3:19:20 AM7.02 KiB
digilent_arty_a7_utilization_place.rptJul 29, 2026, 3:19:21 AM10.78 KiB
LICENSEJul 29, 2026, 3:12:06 AM11.09 KiB
processor_ci_defines.vhJul 29, 2026, 3:12:13 AM300 B
README.mdJul 29, 2026, 3:12:06 AM6.30 KiB