Skip to content

Workspace

/ biriscv /
.git
.Xil
docs
src
tb
build_digilent_arty_a7_100t.tclJul 12, 2026, 3:12:10 AM5.10 KiB
clockInfo.txtJul 12, 2026, 3:18:52 AM375 B
digilent_arty_a7_100t.bitJul 12, 2026, 3:20:05 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 12, 2026, 3:19:03 AM23.67 KiB
digilent_arty_a7_control_sets.rptJul 12, 2026, 3:19:02 AM33.64 KiB
digilent_arty_a7_drc.rptJul 12, 2026, 3:19:43 AM17.21 KiB
digilent_arty_a7_io.rptJul 12, 2026, 3:19:02 AM96.81 KiB
digilent_arty_a7_power.rptJul 12, 2026, 3:19:45 AM8.74 KiB
digilent_arty_a7_route_status.rptJul 12, 2026, 3:19:41 AM651 B
digilent_arty_a7_timing.rptJul 12, 2026, 3:19:43 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 12, 2026, 3:19:02 AM7.02 KiB
digilent_arty_a7_utilization_place.rptJul 12, 2026, 3:19:02 AM10.78 KiB
LICENSEJul 12, 2026, 3:12:03 AM11.09 KiB
processor_ci_defines.vhJul 12, 2026, 3:12:10 AM300 B
README.mdJul 12, 2026, 3:12:03 AM6.30 KiB