Skip to content

Workspace

/ biriscv /
.git
.Xil
docs
src
tb
build_digilent_arty_a7_100t.tclAug 26, 2026, 3:12:11 AM5.10 KiB
clockInfo.txtAug 26, 2026, 3:19:22 AM375 B
digilent_arty_a7_100t.bitAug 26, 2026, 3:20:35 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 26, 2026, 3:19:33 AM23.67 KiB
digilent_arty_a7_control_sets.rptAug 26, 2026, 3:19:32 AM33.64 KiB
digilent_arty_a7_drc.rptAug 26, 2026, 3:20:12 AM17.13 KiB
digilent_arty_a7_io.rptAug 26, 2026, 3:19:32 AM96.81 KiB
digilent_arty_a7_power.rptAug 26, 2026, 3:20:15 AM8.74 KiB
digilent_arty_a7_route_status.rptAug 26, 2026, 3:20:11 AM651 B
digilent_arty_a7_timing.rptAug 26, 2026, 3:20:13 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 26, 2026, 3:19:32 AM7.02 KiB
digilent_arty_a7_utilization_place.rptAug 26, 2026, 3:19:32 AM10.78 KiB
LICENSEAug 26, 2026, 3:12:04 AM11.09 KiB
processor_ci_defines.vhAug 26, 2026, 3:12:11 AM300 B
README.mdAug 26, 2026, 3:12:04 AM6.30 KiB