Skip to content

Workspace

/ biriscv /
.git
.Xil
docs
src
tb
build_digilent_arty_a7_100t.tclJul 22, 2026, 3:12:10 AM5.10 KiB
clockInfo.txtJul 22, 2026, 3:18:49 AM375 B
digilent_arty_a7_100t.bitJul 22, 2026, 3:20:03 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 22, 2026, 3:19:01 AM23.67 KiB
digilent_arty_a7_control_sets.rptJul 22, 2026, 3:19:00 AM33.64 KiB
digilent_arty_a7_drc.rptJul 22, 2026, 3:19:41 AM16.82 KiB
digilent_arty_a7_io.rptJul 22, 2026, 3:19:00 AM96.81 KiB
digilent_arty_a7_power.rptJul 22, 2026, 3:19:43 AM8.74 KiB
digilent_arty_a7_route_status.rptJul 22, 2026, 3:19:39 AM651 B
digilent_arty_a7_timing.rptJul 22, 2026, 3:19:42 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 22, 2026, 3:19:00 AM7.02 KiB
digilent_arty_a7_utilization_place.rptJul 22, 2026, 3:19:00 AM10.78 KiB
LICENSEJul 22, 2026, 3:12:03 AM11.09 KiB
processor_ci_defines.vhJul 22, 2026, 3:12:10 AM300 B
README.mdJul 22, 2026, 3:12:03 AM6.30 KiB