Skip to content

Workspace

/ biriscv /
.git
.Xil
docs
src
tb
build_digilent_arty_a7_100t.tclApr 13, 2026, 3:12:09 AM5.10 KiB
clockInfo.txtApr 13, 2026, 3:18:46 AM375 B
digilent_arty_a7_100t.bitApr 13, 2026, 3:19:52 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptApr 13, 2026, 3:18:57 AM23.67 KiB
digilent_arty_a7_control_sets.rptApr 13, 2026, 3:18:57 AM33.64 KiB
digilent_arty_a7_drc.rptApr 13, 2026, 3:19:37 AM17.21 KiB
digilent_arty_a7_io.rptApr 13, 2026, 3:18:56 AM96.81 KiB
digilent_arty_a7_power.rptApr 13, 2026, 3:19:39 AM8.74 KiB
digilent_arty_a7_route_status.rptApr 13, 2026, 3:19:36 AM651 B
digilent_arty_a7_timing.rptApr 13, 2026, 3:19:38 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptApr 13, 2026, 3:18:56 AM7.02 KiB
digilent_arty_a7_utilization_place.rptApr 13, 2026, 3:18:56 AM10.78 KiB
LICENSEApr 13, 2026, 3:12:03 AM11.09 KiB
processor_ci_defines.vhApr 13, 2026, 3:12:09 AM300 B
README.mdApr 13, 2026, 3:12:03 AM6.30 KiB