Skip to content
[Jenkins]Jenkins
log in

Workspace

/ e200_opensource /
.git
.Xil
boards
doc
fpga
prebuilt_tools
riscv-tools
rtl/e203
sirv-e-sdk
tb
vsim
.gitignoreAug 5, 2026, 4:33:46 AM216 B
book2pic.jpgAug 5, 2026, 4:33:46 AM69.45 KiB
bookpic.jpgAug 5, 2026, 4:33:46 AM71.73 KiB
build_digilent_arty_a7_100t.tclAug 5, 2026, 4:37:18 AM6.48 KiB
clockInfo.txtAug 5, 2026, 4:38:17 AM375 B
digilent_arty_a7_100t.bitAug 5, 2026, 4:39:19 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 5, 2026, 4:38:23 AM16.56 KiB
digilent_arty_a7_control_sets.rptAug 5, 2026, 4:38:22 AM12.95 KiB
digilent_arty_a7_drc.rptAug 5, 2026, 4:39:00 AM2.34 KiB
digilent_arty_a7_io.rptAug 5, 2026, 4:38:22 AM96.81 KiB
digilent_arty_a7_power.rptAug 5, 2026, 4:39:01 AM8.59 KiB
digilent_arty_a7_route_status.rptAug 5, 2026, 4:38:59 AM651 B
digilent_arty_a7_timing.rptAug 5, 2026, 4:39:00 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 5, 2026, 4:38:22 AM3.22 KiB
digilent_arty_a7_utilization_place.rptAug 5, 2026, 4:38:22 AM10.57 KiB
LICENSEAug 5, 2026, 4:33:46 AM11.09 KiB
processor_ci_defines.vhAug 5, 2026, 4:37:18 AM300 B
README.mdAug 5, 2026, 4:33:46 AM8.75 KiB