Skip to content

Workspace

.git
.Xil
boards
doc
fpga
prebuilt_tools
riscv-tools
rtl/e203
sirv-e-sdk
tb
vsim
.gitignoreApr 14, 2026, 4:36:37 AM216 B
book2pic.jpgApr 14, 2026, 4:36:37 AM69.45 KiB
bookpic.jpgApr 14, 2026, 4:36:37 AM71.73 KiB
build_digilent_arty_a7_100t.tclApr 14, 2026, 4:36:59 AM6.48 KiB
clockInfo.txtApr 14, 2026, 4:37:58 AM375 B
digilent_arty_a7_100t.bitApr 14, 2026, 4:38:46 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptApr 14, 2026, 4:38:02 AM16.56 KiB
digilent_arty_a7_control_sets.rptApr 14, 2026, 4:38:02 AM12.95 KiB
digilent_arty_a7_drc.rptApr 14, 2026, 4:38:35 AM2.34 KiB
digilent_arty_a7_io.rptApr 14, 2026, 4:38:02 AM96.81 KiB
digilent_arty_a7_power.rptApr 14, 2026, 4:38:35 AM8.59 KiB
digilent_arty_a7_route_status.rptApr 14, 2026, 4:38:34 AM651 B
digilent_arty_a7_timing.rptApr 14, 2026, 4:38:35 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptApr 14, 2026, 4:38:02 AM3.22 KiB
digilent_arty_a7_utilization_place.rptApr 14, 2026, 4:38:02 AM10.57 KiB
LICENSEApr 14, 2026, 4:36:37 AM11.09 KiB
processor_ci_defines.vhApr 14, 2026, 4:36:59 AM300 B
README.mdApr 14, 2026, 4:36:37 AM8.75 KiB