Skip to content

Workspace

.git
.Xil
boards
doc
fpga
prebuilt_tools
riscv-tools
rtl/e203
sirv-e-sdk
tb
vsim
.gitignoreApr 15, 2026, 4:36:35 AM216 B
book2pic.jpgApr 15, 2026, 4:36:35 AM69.45 KiB
bookpic.jpgApr 15, 2026, 4:36:35 AM71.73 KiB
build_digilent_arty_a7_100t.tclApr 15, 2026, 4:36:58 AM6.48 KiB
clockInfo.txtApr 15, 2026, 4:37:57 AM375 B
digilent_arty_a7_100t.bitApr 15, 2026, 4:38:45 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptApr 15, 2026, 4:38:02 AM16.56 KiB
digilent_arty_a7_control_sets.rptApr 15, 2026, 4:38:01 AM12.95 KiB
digilent_arty_a7_drc.rptApr 15, 2026, 4:38:33 AM2.34 KiB
digilent_arty_a7_io.rptApr 15, 2026, 4:38:01 AM96.81 KiB
digilent_arty_a7_power.rptApr 15, 2026, 4:38:34 AM8.59 KiB
digilent_arty_a7_route_status.rptApr 15, 2026, 4:38:32 AM651 B
digilent_arty_a7_timing.rptApr 15, 2026, 4:38:34 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptApr 15, 2026, 4:38:01 AM3.22 KiB
digilent_arty_a7_utilization_place.rptApr 15, 2026, 4:38:01 AM10.57 KiB
LICENSEApr 15, 2026, 4:36:35 AM11.09 KiB
processor_ci_defines.vhApr 15, 2026, 4:36:58 AM300 B
README.mdApr 15, 2026, 4:36:35 AM8.75 KiB