Skip to content
[Jenkins]Jenkins
log in

Workspace

/ e200_opensource /
.git
.Xil
boards
doc
fpga
prebuilt_tools
riscv-tools
rtl/e203
sirv-e-sdk
tb
vsim
.gitignoreAug 26, 2026, 4:37:28 AM216 B
book2pic.jpgAug 26, 2026, 4:37:29 AM69.45 KiB
bookpic.jpgAug 26, 2026, 4:37:29 AM71.73 KiB
build_digilent_arty_a7_100t.tclAug 26, 2026, 4:37:51 AM6.48 KiB
clockInfo.txtAug 26, 2026, 4:38:50 AM375 B
digilent_arty_a7_100t.bitAug 26, 2026, 4:39:45 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 26, 2026, 4:38:54 AM16.56 KiB
digilent_arty_a7_control_sets.rptAug 26, 2026, 4:38:54 AM12.95 KiB
digilent_arty_a7_drc.rptAug 26, 2026, 4:39:26 AM2.34 KiB
digilent_arty_a7_io.rptAug 26, 2026, 4:38:54 AM96.81 KiB
digilent_arty_a7_power.rptAug 26, 2026, 4:39:26 AM8.59 KiB
digilent_arty_a7_route_status.rptAug 26, 2026, 4:39:25 AM651 B
digilent_arty_a7_timing.rptAug 26, 2026, 4:39:26 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 26, 2026, 4:38:54 AM3.22 KiB
digilent_arty_a7_utilization_place.rptAug 26, 2026, 4:38:54 AM10.57 KiB
LICENSEAug 26, 2026, 4:37:28 AM11.09 KiB
processor_ci_defines.vhAug 26, 2026, 4:37:51 AM300 B
README.mdAug 26, 2026, 4:37:28 AM8.75 KiB