Skip to content
[Jenkins]Jenkins
log in

Workspace

/ e200_opensource /
.git
.Xil
boards
doc
fpga
prebuilt_tools
riscv-tools
rtl/e203
sirv-e-sdk
tb
vsim
.gitignoreSep 28, 2026, 4:36:26 AM216 B
book2pic.jpgSep 28, 2026, 4:36:26 AM69.45 KiB
bookpic.jpgSep 28, 2026, 4:36:26 AM71.73 KiB
build_digilent_arty_a7_100t.tclSep 28, 2026, 4:37:04 AM6.48 KiB
clockInfo.txtSep 28, 2026, 4:38:03 AM375 B
digilent_arty_a7_100t.bitSep 28, 2026, 4:38:58 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 28, 2026, 4:38:07 AM16.56 KiB
digilent_arty_a7_control_sets.rptSep 28, 2026, 4:38:06 AM12.95 KiB
digilent_arty_a7_drc.rptSep 28, 2026, 4:38:38 AM2.34 KiB
digilent_arty_a7_io.rptSep 28, 2026, 4:38:06 AM96.81 KiB
digilent_arty_a7_power.rptSep 28, 2026, 4:38:39 AM8.59 KiB
digilent_arty_a7_route_status.rptSep 28, 2026, 4:38:38 AM651 B
digilent_arty_a7_timing.rptSep 28, 2026, 4:38:39 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 28, 2026, 4:38:06 AM3.22 KiB
digilent_arty_a7_utilization_place.rptSep 28, 2026, 4:38:06 AM10.57 KiB
LICENSESep 28, 2026, 4:36:26 AM11.09 KiB
processor_ci_defines.vhSep 28, 2026, 4:37:04 AM300 B
README.mdSep 28, 2026, 4:36:26 AM8.75 KiB