Skip to content
[Jenkins]Jenkins
log in

Workspace

/ e200_opensource /
.git
.Xil
boards
doc
fpga
prebuilt_tools
riscv-tools
rtl/e203
sirv-e-sdk
tb
vsim
.gitignoreJun 26, 2026, 4:37:23 AM216 B
book2pic.jpgJun 26, 2026, 4:37:24 AM69.45 KiB
bookpic.jpgJun 26, 2026, 4:37:24 AM71.73 KiB
build_digilent_arty_a7_100t.tclJun 26, 2026, 4:38:01 AM6.48 KiB
clockInfo.txtJun 26, 2026, 4:39:00 AM375 B
digilent_arty_a7_100t.bitJun 26, 2026, 4:39:55 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJun 26, 2026, 4:39:04 AM16.56 KiB
digilent_arty_a7_control_sets.rptJun 26, 2026, 4:39:04 AM12.95 KiB
digilent_arty_a7_drc.rptJun 26, 2026, 4:39:36 AM2.34 KiB
digilent_arty_a7_io.rptJun 26, 2026, 4:39:04 AM96.81 KiB
digilent_arty_a7_power.rptJun 26, 2026, 4:39:37 AM8.59 KiB
digilent_arty_a7_route_status.rptJun 26, 2026, 4:39:35 AM651 B
digilent_arty_a7_timing.rptJun 26, 2026, 4:39:36 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJun 26, 2026, 4:39:04 AM3.22 KiB
digilent_arty_a7_utilization_place.rptJun 26, 2026, 4:39:04 AM10.57 KiB
LICENSEJun 26, 2026, 4:37:23 AM11.09 KiB
processor_ci_defines.vhJun 26, 2026, 4:38:01 AM300 B
README.mdJun 26, 2026, 4:37:23 AM8.75 KiB