Skip to content
[Jenkins]Jenkins
log in

Workspace

/ e200_opensource /
.git
.Xil
boards
doc
fpga
prebuilt_tools
riscv-tools
rtl/e203
sirv-e-sdk
tb
vsim
.gitignoreJun 25, 2026, 4:37:09 AM216 B
book2pic.jpgJun 25, 2026, 4:37:09 AM69.45 KiB
bookpic.jpgJun 25, 2026, 4:37:09 AM71.73 KiB
build_digilent_arty_a7_100t.tclJun 25, 2026, 4:37:43 AM6.48 KiB
clockInfo.txtJun 25, 2026, 4:38:41 AM375 B
digilent_arty_a7_100t.bitJun 25, 2026, 4:39:37 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJun 25, 2026, 4:38:47 AM16.56 KiB
digilent_arty_a7_control_sets.rptJun 25, 2026, 4:38:46 AM12.95 KiB
digilent_arty_a7_drc.rptJun 25, 2026, 4:39:18 AM2.34 KiB
digilent_arty_a7_io.rptJun 25, 2026, 4:38:46 AM96.81 KiB
digilent_arty_a7_power.rptJun 25, 2026, 4:39:19 AM8.59 KiB
digilent_arty_a7_route_status.rptJun 25, 2026, 4:39:18 AM651 B
digilent_arty_a7_timing.rptJun 25, 2026, 4:39:19 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJun 25, 2026, 4:38:46 AM3.22 KiB
digilent_arty_a7_utilization_place.rptJun 25, 2026, 4:38:46 AM10.57 KiB
LICENSEJun 25, 2026, 4:37:09 AM11.09 KiB
processor_ci_defines.vhJun 25, 2026, 4:37:43 AM300 B
README.mdJun 25, 2026, 4:37:09 AM8.75 KiB