Skip to content
[Jenkins]Jenkins
log in

Workspace

/ e200_opensource /
.git
.Xil
boards
doc
fpga
prebuilt_tools
riscv-tools
rtl/e203
sirv-e-sdk
tb
vsim
.gitignoreSep 21, 2026, 4:33:35 AM216 B
book2pic.jpgSep 21, 2026, 4:33:35 AM69.45 KiB
bookpic.jpgSep 21, 2026, 4:33:35 AM71.73 KiB
build_digilent_arty_a7_100t.tclSep 21, 2026, 4:37:07 AM6.48 KiB
clockInfo.txtSep 21, 2026, 4:38:06 AM375 B
digilent_arty_a7_100t.bitSep 21, 2026, 4:39:00 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 21, 2026, 4:38:10 AM16.56 KiB
digilent_arty_a7_control_sets.rptSep 21, 2026, 4:38:10 AM12.95 KiB
digilent_arty_a7_drc.rptSep 21, 2026, 4:38:42 AM2.34 KiB
digilent_arty_a7_io.rptSep 21, 2026, 4:38:10 AM96.81 KiB
digilent_arty_a7_power.rptSep 21, 2026, 4:38:42 AM8.59 KiB
digilent_arty_a7_route_status.rptSep 21, 2026, 4:38:41 AM651 B
digilent_arty_a7_timing.rptSep 21, 2026, 4:38:42 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 21, 2026, 4:38:10 AM3.22 KiB
digilent_arty_a7_utilization_place.rptSep 21, 2026, 4:38:10 AM10.57 KiB
LICENSESep 21, 2026, 4:33:35 AM11.09 KiB
processor_ci_defines.vhSep 21, 2026, 4:37:07 AM300 B
README.mdSep 21, 2026, 4:33:35 AM8.75 KiB