Skip to content
[Jenkins]Jenkins
log in

Workspace

/ e200_opensource /
.git
.Xil
boards
doc
fpga
prebuilt_tools
riscv-tools
rtl/e203
sirv-e-sdk
tb
vsim
.gitignoreJun 23, 2026, 4:34:25 AM216 B
book2pic.jpgJun 23, 2026, 4:34:25 AM69.45 KiB
bookpic.jpgJun 23, 2026, 4:34:25 AM71.73 KiB
build_digilent_arty_a7_100t.tclJun 23, 2026, 4:37:58 AM6.48 KiB
clockInfo.txtJun 23, 2026, 4:38:56 AM375 B
digilent_arty_a7_100t.bitJun 23, 2026, 4:39:50 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJun 23, 2026, 4:39:00 AM16.56 KiB
digilent_arty_a7_control_sets.rptJun 23, 2026, 4:39:00 AM12.95 KiB
digilent_arty_a7_drc.rptJun 23, 2026, 4:39:32 AM2.34 KiB
digilent_arty_a7_io.rptJun 23, 2026, 4:39:00 AM96.81 KiB
digilent_arty_a7_power.rptJun 23, 2026, 4:39:32 AM8.59 KiB
digilent_arty_a7_route_status.rptJun 23, 2026, 4:39:31 AM651 B
digilent_arty_a7_timing.rptJun 23, 2026, 4:39:32 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJun 23, 2026, 4:39:00 AM3.22 KiB
digilent_arty_a7_utilization_place.rptJun 23, 2026, 4:39:00 AM10.57 KiB
LICENSEJun 23, 2026, 4:34:25 AM11.09 KiB
processor_ci_defines.vhJun 23, 2026, 4:37:58 AM300 B
README.mdJun 23, 2026, 4:34:25 AM8.75 KiB