Skip to content

Workspace

.git
.Xil
boards
doc
fpga
prebuilt_tools
riscv-tools
rtl/e203
sirv-e-sdk
tb
vsim
.gitignoreApr 12, 2026, 4:33:01 AM216 B
book2pic.jpgApr 12, 2026, 4:33:01 AM69.45 KiB
bookpic.jpgApr 12, 2026, 4:33:01 AM71.73 KiB
build_digilent_arty_a7_100t.tclApr 12, 2026, 4:36:43 AM6.48 KiB
clockInfo.txtApr 12, 2026, 4:37:40 AM375 B
digilent_arty_a7_100t.bitApr 12, 2026, 4:38:27 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptApr 12, 2026, 4:37:45 AM16.56 KiB
digilent_arty_a7_control_sets.rptApr 12, 2026, 4:37:44 AM12.95 KiB
digilent_arty_a7_drc.rptApr 12, 2026, 4:38:16 AM2.34 KiB
digilent_arty_a7_io.rptApr 12, 2026, 4:37:44 AM96.81 KiB
digilent_arty_a7_power.rptApr 12, 2026, 4:38:16 AM8.59 KiB
digilent_arty_a7_route_status.rptApr 12, 2026, 4:38:15 AM651 B
digilent_arty_a7_timing.rptApr 12, 2026, 4:38:16 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptApr 12, 2026, 4:37:44 AM3.22 KiB
digilent_arty_a7_utilization_place.rptApr 12, 2026, 4:37:44 AM10.57 KiB
LICENSEApr 12, 2026, 4:33:01 AM11.09 KiB
processor_ci_defines.vhApr 12, 2026, 4:36:43 AM300 B
README.mdApr 12, 2026, 4:33:01 AM8.75 KiB