Skip to content
[Jenkins]Jenkins
log in

Workspace

/ e200_opensource /
.git
.Xil
boards
doc
fpga
prebuilt_tools
riscv-tools
rtl/e203
sirv-e-sdk
tb
vsim
.gitignoreSep 6, 2026, 4:36:30 AM216 B
book2pic.jpgSep 6, 2026, 4:36:31 AM69.45 KiB
bookpic.jpgSep 6, 2026, 4:36:31 AM71.73 KiB
build_digilent_arty_a7_100t.tclSep 6, 2026, 4:37:08 AM6.48 KiB
clockInfo.txtSep 6, 2026, 4:38:07 AM375 B
digilent_arty_a7_100t.bitSep 6, 2026, 4:39:02 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 6, 2026, 4:38:12 AM16.56 KiB
digilent_arty_a7_control_sets.rptSep 6, 2026, 4:38:11 AM12.95 KiB
digilent_arty_a7_drc.rptSep 6, 2026, 4:38:43 AM2.34 KiB
digilent_arty_a7_io.rptSep 6, 2026, 4:38:11 AM96.81 KiB
digilent_arty_a7_power.rptSep 6, 2026, 4:38:44 AM8.59 KiB
digilent_arty_a7_route_status.rptSep 6, 2026, 4:38:42 AM651 B
digilent_arty_a7_timing.rptSep 6, 2026, 4:38:44 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 6, 2026, 4:38:11 AM3.22 KiB
digilent_arty_a7_utilization_place.rptSep 6, 2026, 4:38:11 AM10.57 KiB
LICENSESep 6, 2026, 4:36:30 AM11.09 KiB
processor_ci_defines.vhSep 6, 2026, 4:37:08 AM300 B
README.mdSep 6, 2026, 4:36:30 AM8.75 KiB