Skip to content
[Jenkins]Jenkins
log in

Workspace

/ e203_hbirdv2 /
.git
.github
.Xil
doc
fpga
pics
riscv-tools
rtl/e203
tb
vsim
.gitignoreSep 9, 2026, 3:20:36 AM46 B
build_digilent_arty_a7_100t.tclSep 9, 2026, 3:21:15 AM8.34 KiB
clockInfo.txtSep 9, 2026, 3:22:13 AM375 B
digilent_arty_a7_100t.bitSep 9, 2026, 3:23:08 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 9, 2026, 3:22:18 AM16.56 KiB
digilent_arty_a7_control_sets.rptSep 9, 2026, 3:22:18 AM12.95 KiB
digilent_arty_a7_drc.rptSep 9, 2026, 3:22:49 AM2.34 KiB
digilent_arty_a7_io.rptSep 9, 2026, 3:22:18 AM96.81 KiB
digilent_arty_a7_power.rptSep 9, 2026, 3:22:50 AM8.59 KiB
digilent_arty_a7_route_status.rptSep 9, 2026, 3:22:49 AM651 B
digilent_arty_a7_timing.rptSep 9, 2026, 3:22:50 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 9, 2026, 3:22:18 AM3.22 KiB
digilent_arty_a7_utilization_place.rptSep 9, 2026, 3:22:18 AM10.57 KiB
e203_core.coreSep 9, 2026, 3:20:36 AM2.49 KiB
e203_soc.coreSep 9, 2026, 3:20:36 AM4.26 KiB
LICENSESep 9, 2026, 3:20:36 AM11.09 KiB
processor_ci_defines.vhSep 9, 2026, 3:21:15 AM300 B
README.mdSep 9, 2026, 3:20:36 AM4.58 KiB