Skip to content
[Jenkins]Jenkins
log in

Workspace

/ e203_hbirdv2 /
.git
.github
.Xil
doc
fpga
pics
riscv-tools
rtl/e203
tb
vsim
.gitignoreSep 25, 2026, 3:20:33 AM46 B
build_digilent_arty_a7_100t.tclSep 25, 2026, 3:21:12 AM8.34 KiB
clockInfo.txtSep 25, 2026, 3:22:11 AM375 B
digilent_arty_a7_100t.bitSep 25, 2026, 3:23:05 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 25, 2026, 3:22:15 AM16.56 KiB
digilent_arty_a7_control_sets.rptSep 25, 2026, 3:22:15 AM12.95 KiB
digilent_arty_a7_drc.rptSep 25, 2026, 3:22:46 AM2.34 KiB
digilent_arty_a7_io.rptSep 25, 2026, 3:22:15 AM96.81 KiB
digilent_arty_a7_power.rptSep 25, 2026, 3:22:47 AM8.59 KiB
digilent_arty_a7_route_status.rptSep 25, 2026, 3:22:45 AM651 B
digilent_arty_a7_timing.rptSep 25, 2026, 3:22:47 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 25, 2026, 3:22:15 AM3.22 KiB
digilent_arty_a7_utilization_place.rptSep 25, 2026, 3:22:15 AM10.57 KiB
e203_core.coreSep 25, 2026, 3:20:33 AM2.49 KiB
e203_soc.coreSep 25, 2026, 3:20:33 AM4.26 KiB
LICENSESep 25, 2026, 3:20:33 AM11.09 KiB
processor_ci_defines.vhSep 25, 2026, 3:21:12 AM300 B
README.mdSep 25, 2026, 3:20:33 AM4.58 KiB