Skip to content
[Jenkins]Jenkins
log in

Workspace

/ e203_hbirdv2 /
.git
.github
.Xil
doc
fpga
pics
riscv-tools
rtl/e203
tb
vsim
.gitignoreJul 13, 2026, 3:18:09 AM46 B
build_digilent_arty_a7_100t.tclJul 13, 2026, 3:20:34 AM8.34 KiB
clockInfo.txtJul 13, 2026, 3:21:32 AM375 B
digilent_arty_a7_100t.bitJul 13, 2026, 3:22:28 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 13, 2026, 3:21:38 AM16.56 KiB
digilent_arty_a7_control_sets.rptJul 13, 2026, 3:21:37 AM12.95 KiB
digilent_arty_a7_drc.rptJul 13, 2026, 3:22:09 AM2.34 KiB
digilent_arty_a7_io.rptJul 13, 2026, 3:21:37 AM96.81 KiB
digilent_arty_a7_power.rptJul 13, 2026, 3:22:10 AM8.59 KiB
digilent_arty_a7_route_status.rptJul 13, 2026, 3:22:08 AM651 B
digilent_arty_a7_timing.rptJul 13, 2026, 3:22:09 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 13, 2026, 3:21:37 AM3.22 KiB
digilent_arty_a7_utilization_place.rptJul 13, 2026, 3:21:37 AM10.57 KiB
e203_core.coreJul 13, 2026, 3:18:09 AM2.49 KiB
e203_soc.coreJul 13, 2026, 3:18:09 AM4.26 KiB
LICENSEJul 13, 2026, 3:18:09 AM11.09 KiB
processor_ci_defines.vhJul 13, 2026, 3:20:34 AM300 B
README.mdJul 13, 2026, 3:18:09 AM4.58 KiB