DIRCjY8x)jY8x)!V@oQM8~ 0~~əLICENSEjY8x)jY8x)!VirIm /+VeXTProject/Components/ALU.vhdjY8x)jY8x)!VJ:Sa.խ(w9!Project/Components/EX_MEM_DIV.vhdjY8x)jY8x)!V#Mn*u>U}] Project/Components/ID_EX_DIV.vhdjY8x)jY8x)!V_,< =/8!ϼ Project/Components/IF_ID_DIV.vhdjY8x)jY8x)!V 6 JmJ.c!Project/Components/MEM_WB_DIV.vhdjY8x)jY8x)!VkLh+} ӱ XProject/Components/adder.vhdjY8x)jY8x)!VO8W-M;Z~P΅ԏ W!Project/Components/controller.vhdjY8x)jY8x)!VA/ ? HHProject/Components/datamem.vhdjY8x)jY8x)!V&;V zuOlm((Project/Components/datamem_interface.vhdjY8x)jY8x)!V(wXHG#S<Project/Components/datapath.vhdjY8x)jY8x)!Vw",.G:,1$Project/Components/flushing_unit.vhdjY8x)jY8x)!V 8+qX_kjLNJ./L&Project/Components/forwarding_unit.vhdjY8x)jY8x)!V9p0b 1|/ͯ^'Project/Components/jump_target_unit.vhdjY8x)jY8x)!V9Gms"ֺ\&Project/Components/microcontroller.vhdjY8x)jY8x)!Vb(G~y}ፈNProject/Components/mux_2_1.vhdjY8x)jY8x)!V2?=*>4O؛Project/Components/mux_32_1.vhdjY8x)jY8x)!VY 6kظ ? Project/Components/mux_3_1.vhdjY8x)jY8x)!V7n$z~ЮOProject/Components/mux_5_1.vhdjY8x)jY8x)!V>/ftʤp(Project/Components/progmem_interface.vhdjY8x)jY8x)!V =*%_ǐ'&Project/Components/program_counter.vhdjY8x)jY8x)!V=$:M~ ~D#-6JProject/Components/reg1b.vhdjY8x)jY8x)!VxfRRJ~>g7o!Project/Components/reg2b.vhdjY8x)jY8x)!VoKa>z? g Project/Components/reg32b.vhdjY8x)jY8x)!V'b 4V }WTd*Project/Components/reg32b_falling_edge.vhdjY8x)jY8x)!Vz_q=›{#*T4Project/Components/reg3b.vhdjY8x)jY8x)!V|w*`[Q-5.*Project/Components/reg4b.vhdjY8x)jY8x)!V~'7Ǟ.vZ%Project/Components/reg5b.vhdjY8x)jY8x)!V'_8T`<d{\$Project/Components/register_file.vhdjY8x)jY8x)!W!N2=z_eZ4Quartus/riscv_microcontroller/db/altsyncram_0ed1.tdfjY8x)jY8x)!W] xi&!3EC4Quartus/riscv_microcontroller/db/altsyncram_11h1.tdfjY8x)jY8x)!WqPͲU` Ǽ&ɂ׮4Quartus/riscv_microcontroller/db/altsyncram_3de1.tdfjY8x)jY8x)!W 76D8su4Quartus/riscv_microcontroller/db/altsyncram_5gs3.tdfjY8x)jY8x)!Wf d;y"u1־#4Quartus/riscv_microcontroller/db/altsyncram_66s3.tdfjY8x)jY8x)!W0[KUC-^o 4Quartus/riscv_microcontroller/db/altsyncram_a4d1.tdfjY8x)jY8x)!W'N~*..C㺔4Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdfjY8x)jY8x)!Wt.#}Gμ4Quartus/riscv_microcontroller/db/altsyncram_d9h1.tdfjY8x)jY8x)!W(QCѤS$`@.9'4Quartus/riscv_microcontroller/db/altsyncram_mbe1.tdfjY8x)jY8x)!Wy x qdHbLVYML4Quartus/riscv_microcontroller/db/altsyncram_oig1.tdfjY8x)jY8x)!W }Q;Z}LI/Quartus/riscv_microcontroller/db/decode_eca.tdfjY8x)jY8x)!W v ۇLI /Quartus/riscv_microcontroller/db/decode_l0b.tdfjY8x)jY8x)![⛲CK)wZS9Quartus/riscv_microcontroller/db/logic_util_heursitic.datjY8x)jY8x)!\~'^1JQ"Tt,Quartus/riscv_microcontroller/db/mux_5rb.tdfjY8x)jY8x)!]T jgzއ9*t,Quartus/riscv_microcontroller/db/mux_isb.tdfjY8x)jY8x)!^Zuh썁HnKHRjDQuartus/riscv_microcontroller/db/prev_cmp_riscv_microcontroller.qmsgjY83/jY83/!^ 2(vc$>Quartus/riscv_microcontroller/db/riscv_microcontroller.db_infojY83/jY83/!^#Pw~ăKQuartus/riscv_microcontroller/db/riscv_microcontroller.sld_design_entry.scijY83/jY83/!c}{$ 0HwJQuartus/riscv_microcontroller/db/riscv_microcontroller_partition_pins.jsonjY83/jY83/!iM^Y0MpqN6Quartus/riscv_microcontroller/greybox_tmp/cbx_args.txtjY83/jY83/!v/BR:sRy1qY&rX1Quartus/riscv_microcontroller/microcontroller.vwfjY83/jY83/!xȜ܉CX郙q`k6Quartus/riscv_microcontroller/microcontroller.vwf.tempjY83/jY83/!x7s:.e@ ݍ)Quartus/riscv_microcontroller/progmem.cmpjY83/jY83/!xZb%zwE0&R|gs2)Quartus/riscv_microcontroller/progmem.mifjY83/jY83/!x]h ۠Wk)Quartus/riscv_microcontroller/progmem.qipjY83/jY83/!{^?lw[/Sc o)Quartus/riscv_microcontroller/progmem.vhdjY9YjY9Y!{3ǀ\ap9\Zs~7Quartus/riscv_microcontroller/riscv_microcontroller.pngjY9YjY9Y!{v B@zK۩7Quartus/riscv_microcontroller/riscv_microcontroller.qpfjY9YjY9Y!{emWkHk7Quartus/riscv_microcontroller/riscv_microcontroller.qsfjY9YjY9Y!{R߃85W·*&7Quartus/riscv_microcontroller/riscv_microcontroller.qwsjY9YjY9Y!{׮c?}1+,|;KQuartus/riscv_microcontroller/riscv_microcontroller_assignment_defaults.qdfjY9YjY9Y!{gB \v{8˼MQuartus/riscv_microcontroller/riscv_microcontroller_nativelink_simulation.rptjY9YjY9Y!{;"ƐcOi4 4HQuartus/riscv_microcontroller/simulation/modelsim/microcontroller.vwf.dojY9cjY9c!{1g#>0<9HQuartus/riscv_microcontroller/simulation/modelsim/microcontroller.vwf.vtjY9cjY9c!{*7)H I>my5?Ȓ>Quartus/riscv_microcontroller/simulation/modelsim/modelsim.inijY9cjY9c!{>hoi \g.g,aAQuartus/riscv_microcontroller/simulation/modelsim/msim_transcriptjY9cjY9c!{+ qڧliJQuartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller.vojY:ڊ%jY:ڊ%!{@M7ޭim4r Kn [Quartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_7_1200mv_0c_slow.vojY;jY;!{$b&#XG gݷt GI ^Quartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_7_1200mv_0c_v_slow.sdojY;TyjY;Ty!{@Mn&3aNh_+jH\Quartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_7_1200mv_85c_slow.vojY3jY3!{$Eϳ*s48)U a8_Quartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_7_1200mv_85c_v_slow.sdojYpwjYpw!{@Mf6&>T*Wa|]Quartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_min_1200mv_0c_fast.vojYjY!{#a(Ob⻂gY`Quartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_min_1200mv_0c_v_fast.sdojYjY!{F.qK|8^TQuartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_modelsim.xrfjYjY!{Gs6&+yE<\Quartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_run_msim_rtl_vhdl.dojYjY!{[PE3OrE&\oZϜ`c`Quartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_run_msim_rtl_vhdl.do.bakjYjY!{[Q0 C1\i柈aQuartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_run_msim_rtl_vhdl.do.bak1jYjY!{[Q0 C1\i柈aQuartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_run_msim_rtl_vhdl.do.bak2jYjY!{Gs6&+yE<aQuartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_run_msim_rtl_vhdl.do.bak3jYejYe!{$o>d:Ǥڶ>oNMQuartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_v.sdojYejYe!{sqؓ?v]'-f$@Quartus/riscv_microcontroller/simulation/modelsim/rtl_work/_infojYejYe!{/~r?ޠYR^]AQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/_vmakejYejYe!{]xyIxEOQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/datamem/_primary.datjYejYe!{6Xa]qHcnd[HOQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/datamem/_primary.dbsjYejYe!{T܁D]OJQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/datamem/syn.datjYejYe!{#l499ASք5%JQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/datamem/syn.dbsjYejYe!{^Et-3?zJQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/datamem/syn.prwjYejYe!{"BEʖz1w񯒹XJQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/datamem/syn.psmjYejYe!{;,JU'kO I$eQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_check_tst/_primary.datjYejYe!{IPm WX&eQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_check_tst/_primary.dbsjYejYe!{cK "gwxeQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_check_tst/_primary.vhdjYejYe!{>#gܰ-R$(dQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_check_tst/verilog.prwjY jY !{+8[e`,-!dQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_check_tst/verilog.psmjY jY !{&)ا2C<fQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_sample_tst/_primary.datjY jY !{[ ,+_&WfQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_sample_tst/_primary.dbsjY jY !{ w24zc•p]fQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_sample_tst/_primary.vhdjY jY !{XoǮ!Ҥ$ f|aeQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_sample_tst/verilog.prwjY jY !{07Aa3 **'&,U aeQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_sample_tst/verilog.psmjY jY !| J ݑ-I.Y1 cQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_vec_tst/_primary.datjY jY !|R48zߟu[: K)cQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_vec_tst/_primary.dbsjY jY !|rX8?U41\cQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_vec_tst/_primary.vhdjY jY !|ÕU WfgbQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_vec_tst/verilog.prwjY jY !|>Wlv @ElB8nG-:bQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_vec_tst/verilog.psmjY jY !|p9j yPo#FMSPQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/mux_32_1/_primary.datjY jY !|6.?4 bltffzPQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/mux_32_1/_primary.dbsjY jY !| ]ۭ e=\qOQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/progmem/_primary.datjY jY !| 6ϥ6. xTOQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/progmem/_primary.dbsjY jY !| ԾEl)8 K"JQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/progmem/syn.datjY jY !| S$&'z?YV7 JQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/progmem/syn.dbsjY jY !| ֵy9\*SƼbOu<JQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/progmem/syn.prwjY jY !|$@y;^$/6siJQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/progmem/syn.psmjY jY !|"+q`2dnuzWQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/program_counter/_primary.datjY jY !|s_3iD&QOWQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/program_counter/_primary.dbsjY jY !|kڴ[xFizNuXYQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/program_counter/behavioral.datjY jY !|!t >2!YQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/program_counter/behavioral.dbsjY jY !|ޅV.5@ЀīG{<YQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/program_counter/behavioral.prwjY jY !|!i#k_t&)#YQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/program_counter/behavioral.psmjY jY !|Ai ]Fgf=vvMQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg1b/_primary.datjY jY !|Jg5% RzkuMQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg1b/_primary.dbsjY jY !|FhQ[ `m1%BPQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg1b/description.datjY jY !|CPL SȓnPQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg1b/description.dbsjY jY !| viny |PQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg1b/description.prwjY jY !|xI@A, &G-[PQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg1b/description.psmjY jY !| X8 8Hi{^Quartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg32b_falling_edge/description.prwjY*ojY*o!|18yV\?T7,XK%^Quartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg32b_falling_edge/description.psmjY*ojY*o!|3sRwqB40yβMQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg3b/_primary.datjY*ojY*o!|4/2R]*=S~GMQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg3b/_primary.dbsjY*ojY*o!|5j1 T4twPQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg3b/description.datjY*ojY*o!|6n%t㈅Н5{b7PQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg3b/description.dbsjY*ojY*o!|75GJ$em=W4(PQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg3b/description.prwjY*ojY*o!|88#T]؁ƈ~PQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg3b/description.psmjY*ojY*o!|:8ēUz?GMQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg4b/_primary.datjY*ojY*o!|;=bKo'?3n8MQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg4b/_primary.dbsjY*ojY*o!|<k`+ἅ+X"ř683PQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg4b/description.datjY*ojY*o!|=!Y99M3$uTPQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg4b/description.dbsjY*ojY*o!|>5tA{#~ZT(fakPQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg4b/description.prwjY*ojY*o!|?H}zOw/TMu HIoPQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg4b/description.psmjY*ojY*o!|Aj:#۬ zNEuE;Quartus/riscv_microcontroller/simulation/modelsim/tcc/_infojY*ojY*o!|CG:jw0C$w#lEQuartus/riscv_microcontroller/simulation/qsim/microcontroller.vwf.vhtjY*ojY*o!|DH iFQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller.vojYgjYg!|L>t;TXsd jÕy騘@ZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190715215848.sim.vwfjYAjYA!|Q!BY\:S2VO\PZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190722130516.sim.vwfjYAjYA!|RA@2pJ]8j5BZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190722130822.sim.vwfjYAjYA!|S)}tl4}~m ZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190722131138.sim.vwfjYAjYA!|U)}tl4}~m ZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190804203927.sim.vwfjYAjYA!|V}<4՘nqn $'rZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190804204725.sim.vwfjYAjYA!|W! >sd jÕy騘@ZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190804205247.sim.vwfjYAjYA!|X! >sd jÕy騘@ZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190804212747.sim.vwfjYAjYA!|Y)z})SOR&ѴBpZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190804213616.sim.vwfjY~jY~!|Z)z})SOR&ѴBpZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190807201718.sim.vwfjY~jY~!|[)z})SOR&ѴBpZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190811210705.sim.vwfjY~jY~!|\Sl{2KJVUxZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190813215442.sim.vwfjY~jY~!|]"\@hv|)!>ZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190813222142.sim.vwfjY~jY~!|^"\@hv|)!>ZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190813231139.sim.vwfjY~jY~!|`(fZJЈIl)=$@ZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190814171845.sim.vwfjY~jY~!|a e- c2ԇ+{+s~PQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_modelsim.xrfjYcjYc!|b$o>d:Ǥڶ>oNIQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_v.sdojYcjYc!|cH_ƔS}u4`kU5QQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_v.sdo_typ.csdjYcjYc!|d AH3X U?؃8Quartus/riscv_microcontroller/simulation/qsim/transcriptjYcjYc!|e^j).0&Yc'6Quartus/riscv_microcontroller/simulation/qsim/vsim.wlfjYcjYc!|f$. w;~U1㦖@Quartus/riscv_microcontroller/simulation/qsim/vwf_sim_transcriptjYcjYc!|h ЙK`w:TS8Quartus/riscv_microcontroller/simulation/qsim/work/_infojYcjYc!|i/~r?ޠYR^]9Quartus/riscv_microcontroller/simulation/qsim/work/_vmakejYcjYc!|kh8r2|^yW/j^4OQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller/_primary.datjYcjYc!|l f.:#x MOQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller/_primary.dbsjYcjYc!|mD#U@OQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller/_primary.vhdjYrajYra!|n$cX[Cb-BΦPQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller/structure.datjY jY !|o)< Ķ\7Twa!}6PQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller/structure.dbsjYγjYγ!|p LQ6fA۶:5PQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller/structure.prwjY jY !|qCdYd[-?m[D4PQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller/structure.psmjY;jY;!|rP&&=:: dȴL,dNQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller/verilog.prwjY=jY=!|ttzv1p|d>NQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller/verilog.psmjY=jY=!|I;{(!ӜH[Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vhd_vec_tst/_primary.datjY=jY=!}N[]ݮG7qrƊ~[Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vhd_vec_tst/_primary.dbsjY=jY=!}7 d5U gQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vhd_vec_tst/microcontroller_arch.datjY=jY=!}*K7_T}Y)gQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vhd_vec_tst/microcontroller_arch.dbsjY=jY=!}H_+fʹG=˃vUM[JrgQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vhd_vec_tst/microcontroller_arch.prwjY=jY=!}IH^0(:"&LXRz#gQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vhd_vec_tst/microcontroller_arch.psmjY=jY=!}zYY)} f]Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_check_tst/_primary.datjY=jY=!}[%{4 ~kN^]Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_check_tst/_primary.dbsjY=jY=!}NU%d]Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_check_tst/_primary.vhdjY=jY=!}8' -3nAms\Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_check_tst/verilog.prwjY9GjY9G!}b5!ߦ1r0  [Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_vec_tst/_primary.datjY9GjY9G! GUگkҙ#3[Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_vec_tst/_primary.dbsjY9GjY9G!rX8?U41\[Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_vec_tst/_primary.vhdjYvQ5jYvQ5!"v8QZQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_vec_tst/verilog.prwjYvQ5jYvQ5!<8 [KRZQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_vec_tst/verilog.psmjYvQ5jYvQ5!"GHQuartus211 1 ;!UE(sbB_V riscv_microcontroller211 3 $C"JQ^ db19 0 LPLL?ϳ4Rusimulation179 2 ۡyB[|߾w=*8v3qsim85 1 {YՑI ~ lWwork52 9 Wkyq_ч?TY 1microcontroller9 0 7eX*{@wV riscv_microcontroller5 0 |u@ykXmicrocontroller_vhd_vec_tst6 0 ٰH(ۼϯJKI microcontroller_vlg_vec_tst5 0 ynU.d\<6Opmicrocontroller_vlg_check_tst5 0 -SAcƝ @%Tx]microcontroller_vlg_sample_tst5 0 i'aֶˍGriscv_microcontroller_vlg_vec_tst5 0 ԕ\o|?լF߸zriscv_microcontroller_vlg_check_tst5 0 #ʱ(1VVmicrocontroller_vlg_check_tst5 0 yHYL5֊,microcontroller_vlg_sample_tst5 0 iLlK Ou ugreybox_tmp1 0 ?XCb"t8%Mdu ND{: