Workspace

	.git
	.Xil
	doc
	fpga
	openocd
	simulation/modelsim
	tools
	verilog
	workspace
	build_digilent_arty_a7_100t.tcl	Sep 9, 2026, 5:19:27 AM	3.05 KiB
	LICENSE	Sep 9, 2026, 5:19:17 AM	1.30 KiB
	processor_ci_defines.vh	Sep 9, 2026, 5:19:27 AM	300 B
	README.md	Sep 9, 2026, 5:19:17 AM	11.34 KiB
(all files in zip)