Skip to content

Workspace

/ mor1kx /
.git
.github/workflows
.Xil
bench
doc
rtl/verilog
.gitignoreJul 27, 2026, 5:13:03 AM6 B
build_digilent_arty_a7_100t.tclJul 27, 2026, 5:13:10 AM6.50 KiB
clockInfo.txtJul 27, 2026, 5:15:14 AM375 B
digilent_arty_a7_100t.bitJul 27, 2026, 5:16:31 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 27, 2026, 5:15:28 AM21.62 KiB
digilent_arty_a7_control_sets.rptJul 27, 2026, 5:15:27 AM44.83 KiB
digilent_arty_a7_drc.rptJul 27, 2026, 5:16:09 AM9.56 KiB
digilent_arty_a7_io.rptJul 27, 2026, 5:15:27 AM96.81 KiB
digilent_arty_a7_power.rptJul 27, 2026, 5:16:11 AM8.90 KiB
digilent_arty_a7_route_status.rptJul 27, 2026, 5:16:07 AM651 B
digilent_arty_a7_timing.rptJul 27, 2026, 5:16:10 AM22.75 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 27, 2026, 5:15:27 AM13.56 KiB
digilent_arty_a7_utilization_place.rptJul 27, 2026, 5:15:27 AM11.30 KiB
JenkinsfileJul 27, 2026, 5:13:03 AM1.93 KiB
LICENSEJul 27, 2026, 5:13:03 AM14.20 KiB
mor1kx.coreJul 27, 2026, 5:13:03 AM6.35 KiB
processor_ci_defines.vhJul 27, 2026, 5:13:10 AM300 B
README.mdJul 27, 2026, 5:13:03 AM10.33 KiB