Skip to content

Workspace

/ mor1kx /
.git
.github/workflows
.Xil
bench
doc
rtl/verilog
.gitignoreJul 25, 2026, 5:13:06 AM6 B
build_digilent_arty_a7_100t.tclJul 25, 2026, 5:13:16 AM6.50 KiB
clockInfo.txtJul 25, 2026, 5:15:23 AM375 B
digilent_arty_a7_100t.bitJul 25, 2026, 5:16:43 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 25, 2026, 5:15:38 AM21.62 KiB
digilent_arty_a7_control_sets.rptJul 25, 2026, 5:15:37 AM44.83 KiB
digilent_arty_a7_drc.rptJul 25, 2026, 5:16:20 AM9.56 KiB
digilent_arty_a7_io.rptJul 25, 2026, 5:15:37 AM96.81 KiB
digilent_arty_a7_power.rptJul 25, 2026, 5:16:23 AM8.90 KiB
digilent_arty_a7_route_status.rptJul 25, 2026, 5:16:18 AM651 B
digilent_arty_a7_timing.rptJul 25, 2026, 5:16:21 AM22.75 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 25, 2026, 5:15:36 AM13.56 KiB
digilent_arty_a7_utilization_place.rptJul 25, 2026, 5:15:36 AM11.30 KiB
JenkinsfileJul 25, 2026, 5:13:06 AM1.93 KiB
LICENSEJul 25, 2026, 5:13:06 AM14.20 KiB
mor1kx.coreJul 25, 2026, 5:13:06 AM6.35 KiB
processor_ci_defines.vhJul 25, 2026, 5:13:16 AM300 B
README.mdJul 25, 2026, 5:13:06 AM10.33 KiB