Skip to content

Workspace

/ mor1kx /
.git
.github/workflows
.Xil
bench
doc
rtl/verilog
.gitignoreJul 23, 2026, 5:13:03 AM6 B
build_digilent_arty_a7_100t.tclJul 23, 2026, 5:13:20 AM6.50 KiB
clockInfo.txtJul 23, 2026, 5:15:27 AM375 B
digilent_arty_a7_100t.bitJul 23, 2026, 5:16:44 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 23, 2026, 5:15:40 AM21.62 KiB
digilent_arty_a7_control_sets.rptJul 23, 2026, 5:15:39 AM44.83 KiB
digilent_arty_a7_drc.rptJul 23, 2026, 5:16:21 AM9.56 KiB
digilent_arty_a7_io.rptJul 23, 2026, 5:15:39 AM96.81 KiB
digilent_arty_a7_power.rptJul 23, 2026, 5:16:24 AM8.90 KiB
digilent_arty_a7_route_status.rptJul 23, 2026, 5:16:20 AM651 B
digilent_arty_a7_timing.rptJul 23, 2026, 5:16:22 AM22.75 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 23, 2026, 5:15:39 AM13.56 KiB
digilent_arty_a7_utilization_place.rptJul 23, 2026, 5:15:39 AM11.30 KiB
JenkinsfileJul 23, 2026, 5:13:03 AM1.93 KiB
LICENSEJul 23, 2026, 5:13:03 AM14.20 KiB
mor1kx.coreJul 23, 2026, 5:13:03 AM6.35 KiB
processor_ci_defines.vhJul 23, 2026, 5:13:20 AM300 B
README.mdJul 23, 2026, 5:13:03 AM10.33 KiB